As the innovative scale-down of DRAM device continues, 50nm generation becomes close at hand. As shown in Fig. 1 , to satisfy the cell capacitance of 25fF with 1.7µm storage-node height in 50nm design rule, the equivalent oxide thickness (Toxeq.) of a dielectric material should be as low as 0.8nm. TiN/HfO 2 /TiN (TIT) capacitor has been successfully developed for 70nm generation [1], but it seems to be difficult to meet the requirements for sub-60nm device. When Ta 2 O 5 or TiO 2 was implemented as the dielectric of the TIT capacitor to reduce Toxeq. below 1.2nm, it was difficult to suppress the leakage current because of low barrier height and poor interface between TiN and high-k dielectric (Figure 2 ). On the other hand, Ru/Insulator/Ru (RIR) capacitor using high-k dielectrics has some problems yet to be solved, such as the contact-plug oxidation and Ru electrode agglomeration during the back-end process. In the previous study [2], we have proposed Ru(top)/Insulator/TiN(bottom) capacitor as an alternative for the DRAM capacitor below 50nm generation. The leakage currents of Ta 2 O 5 and TiO 2 could be reduced by the application of Ru top electrode. And also a reliable storage-node was obtained with solid TiN bottom electrode. RIT-Ta 2 O 5 /HfO 2 was successfully developed corresponding to Toxeq. 1.1nm with 1fA/cell leakage current after full integration.
Introduction
As the innovative scale-down of DRAM device continues, 50nm generation becomes close at hand. As shown in Fig. 1 , to satisfy the cell capacitance of 25fF with 1.7µm storage-node height in 50nm design rule, the equivalent oxide thickness (Toxeq.) of a dielectric material should be as low as 0.8nm. TiN/HfO 2 /TiN (TIT) capacitor has been successfully developed for 70nm generation [1] , but it seems to be difficult to meet the requirements for sub-60nm device. When Ta 2 O 5 or TiO 2 was implemented as the dielectric of the TIT capacitor to reduce Toxeq. below 1.2nm, it was difficult to suppress the leakage current because of low barrier height and poor interface between TiN and high-k dielectric ( Figure 2 ). On the other hand, Ru/Insulator/Ru (RIR) capacitor using high-k dielectrics has some problems yet to be solved, such as the contact-plug oxidation and Ru electrode agglomeration during the back-end process. In the previous study [2] , we have proposed Ru(top)/Insulator/TiN(bottom) capacitor as an alternative for the DRAM capacitor below 50nm generation. The leakage currents of Ta 2 O 5 and TiO 2 could be reduced by the application of Ru top electrode. And also a reliable storage-node was obtained with solid TiN bottom electrode. RIT-Ta 2 O 5 /HfO 2 was successfully developed corresponding to Toxeq. 1.1nm with 1fA/cell leakage current after full integration.
In this study, to reduce Toxeq. value lower than 0.8nm, we have introduced ZrO 2 as dielectric layers. We have compared and discussed the electrical characteristics of RIT-TiO 2 /ZrO 2 and RIT-TiO 2 /HfO 2 capacitors. The electrical properties after back-end metal-line integration and time-dependent-dielectricbreakdown behavior were also investigated . Table 1 shows the deposition methods and the precursors for the fabrication of RIT capacitors. TiN and Ru electrodes were deposited with CVD method and dielectric layers such as TiO 2 , ZrO 2 , and HfO 2 with ALD method, respectively. For ZrO 2 , post annealing (Rapid thermal oxidation) was done to crystallize ZrO 2 layer. Figure 3 shows the Toxeq. versus leakage current trend and the typical leakage current curves of RIT-TiO 2 /ZrO 2 and RITTiO 2 /HfO 2 capacitor, respectively. Although we could obtain low Toxeq. of 0.85nm with RIT-TiO 2 /HfO 2 capacitor, the Toxeq. value was further reduced to 0.72nm with better leakage current for RIT-TiO 2 /ZrO 2 capacitor. The Toxeq. is the value applicable enough to the 50nm device. Figure 4 shows TEM images of the RIT capacitors fabricated in the cylinder type structure. Double dielectric layers were uniformly deposited with good step coverage. On the other hand, very thin interfacial layers, especially in RIT-TiO 2 /ZrO 2 capacitor, were found between the TiN electrode and the dielectric layer. In RIT capacitor, one of the critical issues was how to prevent the TiN bottom electrode from oxidation, because the dielectric layer as well as Ru top electrode were deposited in oxidation atmosphere. When the TiN bottom electrode was oxidized, both Toxeq. and the leakage current increased due to the formation of the interfacial layer between TiN and the dielectric layer.. Figure 5 shows the leakage current curves with and without TiN electrode treatment. Rapid thermal oxidation (RTO) was done to suppress TiN oxidation. As shown in Figure 5 , RTOannealed RIT capacitor showed improved leakage current characteristics. To analyze the reason why the RTO treatment before the formation of the dielectric layer improved the electrical properties, TiN surface was analyzed by X-ray photoelectron spectroscopy (XPS). As shown in Figure 6 , after the RTO treatment, N 1s XPS spectrum was broadened and clearly separated into two discrete spectral components. These two curves in the spectrum could be assigned to Ti-N bond and Ti-O-N bond, respectively. The Ti-O-N layer was considered to act as an oxidation barrier layer and was supposed to be major contribution in the improvement of the capacitor leakage current.
Electrical behaviors of RIT capacitor

Integration of RIT capacitor
RIT-TiO 2 /ZrO 2 and RIT-TiO 2 /HfO 2 capacitors have been developed with cylinder-type capacitor in 512Mbits 90nm-DRAM device. Figure 7 shows the cross-sectional SEM image after metal-line integration. RIT-TiO 2 /ZrO 2 and RITTiO 2 /HfO 2 capacitors were successfully fabricated after metal-line integration without any defects. However, as shown in Figure 8 , the leakage current of RIT capacitors was degraded after metal-line integration. Figure 9 shows the leakage current curves of the RIT capacitor according to the back-end process temperature. In the case of the back-end process temperature was maintained below 400 o C, no degradation of leakage current was found. Figure 10 shows the distribution of cell capacitance and leakage current. Superior cell capacitance about 50fF/cell was obtained with 2~3fA/cell leakage current at 0.9V with fairly good distribution. The time-dependent-dielectric-breakdown behaviors, as shown in Figure 11 , also indicates that the RIT capacitor is reliable enough for the long lifetime.
Conclusions
RIT capacitors with TiO 2 /ZrO 2 and TiO 2 /HfO 2 layers were successfully fabricated for DRAM application of 50nm generation and beyond. Superior Toxeq. of 0.72nm was obtained with the low leakage current, below 1fA/cell at 0.9V. The leakage current after full integration showed little degradation when the back-end process temperature maintained below 400 o C. The RIT capacitor also showed reliable lifetime over 10 years within the DRAM operation voltage. 
